The manage unit is the key component the a main processing unit (CPU) in computers that can straight the operations throughout the execution the a program by the processor/computer. The main role of the regulate unit is come fetch and execute instructions from the memory of a computer. That receives the input instruction/information indigenous the user and also converts the into manage signals, which are then offered to the CPU for further execution. That is contained as a component of Von Neumann design developed by john Neumann. That is responsible for offering the time signals, and control signals and also directs the execution of a regimen by the CPU. The is included as an internal component of the CPU in modern computers. This short article describes finish information around the regulate unit.

You are watching: Which of the following is a function of the control unit"


What is the control Unit?

The ingredient which obtain the intake signal/information/instruction from the user and also converts into regulate signals for the execution in the CPU. It controls and also directs the key memory, arithmetic & reasonable unit (ALU), input and also output devices, and additionally responsible for the instructions the are sent to the CPU of a computer. It fetches the instructions native the main memory of a processor and also sent to the processor indict register, which includes register contents.

*
Control Unit Block Diagram

The manage unit switch the input into control signals and also then sent to the processor and directs the execution the a program. The work that have to performed room directed through the processor top top the computer. Mainly central Processing Unit (CPU) and Graphical processing Unit (GPU) require a manage unit as the interior part. The block chart of the regulate unit is displayed above.

Components of a manage Unit

The components of this unit space instruction registers, regulate signals within the CPU, regulate signals to/from the bus, manage bus, entry flags, and clock signals.


The materials of the Hardwired regulate unit space instruction it is registered (contains opcode and resolve field), timing unit, manage state generator, control signal generation matrix, and instruction decoder.The materials of the Micro programmed control unit are the next attend to generator, a control attend to register, regulate memory, and control data register.

Functions

The functions that the regulate unit incorporate the following.

It directs the circulation of data sequence in between the processor and other devices.It have the right to interpret the instructions and also controls the flow of data in the processor.It generates the succession of manage signals indigenous the obtained instructions or commands from the instruction register.It has the obligation to control the execution devices such together ALU, data buffers, and also registers in the CPU of a computer.It has actually the capability to fetch, decode, handle the execution, and store results.It cannot process and save the dataTo deliver the data, that communicates v the input and output devices and also controls all the systems of the computer.

Design of regulate Unit

The architecture of this can be done using two types the a manage unit which encompass the following.


*

Hardwire basedMicroprogrammed based(single-level and also two-level)Hardwired manage Unit

The an easy design of a hardwired control unit is shown above. In this type, the manage signals are generated by a special hardware logic circuit there is no any change in the framework of the circuit. In this, the produced signal cannot be modified because that execution in the processor.

The an easy data of an opcode (operation code of an indict is sent out to the instruction decoder because that decoding. The indict decoder is the set of decoders to decode different species of data in the opcode. This results in calculation signals i m sorry contain worths of active signals the are offered as the input to the matrix generator to generate manage signals for the execution of a program by the processor of the computer.

*
Hardwire based regulate unit

The matrix generator gives states of controls unit and the signals out from the processor (interrupt signals). Procession is built as the programmable logic array. The regulate signals generated by the procession generator are given as the input come the following generator matrix and also combines with the timing signals of the time unit that includes rectangular patterns.


For fetching of new instruction, the control unit turns right into an initial stage for the execution of new instruction. The regulate unit remains in the initial stage or first stage as long as the time signals, input signals, and states of accuse of a computer system are unchanged. The change in the state the the regulate unit have the right to be elevated if over there any change in any type of of the created signals.

When an exterior signal or interrupt occurs, the control unit goes to the next state and performs the processing of the interrupt signal. The flags and states are provided to pick the preferred states to perform the execution bicycle of instruction.

In the last state, the control unit fetches the next instruction and sends the output to the regime counter, climate to the memory resolve register, come the buffer register, and also then come the instruction it is registered to check out the instruction. Finally, if the critical instruction (which is fetched by the regulate unit) is end instruction, climate it goes to the operation state of the processor and also waits until the user directs the following program.

Micro Programmed regulate Unit

In this type, the control store is supplied to save the regulate signals which are encoded during the execution of a program. The control signal is not generated immediately and also decoded since the microprogram stores address field in the manage store. The whole procedure is a solitary level.

The micro-operations are done for the execution the micro-instructions in the program. The block chart of the Micro programmed manage unit is presented above. From the diagram, the address of the micro-instruction is acquired from the manage memory address register. Every the info of the control unit is permanently save in the control memory referred to as ROM.

*
Microprogrammed based regulate Unit

The micro-instruction from the control memory is held by the regulate register. Since the micro-instruction is in the form of manage word (contains binary control values) that requirements 1 or more micro-operations to be performed for the data processing.

During the execution that micro-instructions, the next resolve generator computed the next attend to of the micro-instruction and also then send come the control resolve register to read the following micro-instruction.The sequence of micro-operations that a micro-program is performed by the next attend to generator and also acts as microprogram sequencer to acquire the sequence attend to i.e., read from the regulate memory.

Verilog code for the regulate Unit

Verilog code for regulate Unit is displayed below.

`include “prj_definition.v”

module CONTROL_UNIT(MEM_DATA, RF_DATA_W, RF_ADDR_W, RF_ADDR_R1, RF_ADDR_R2, RF_READ, RF_WRITE, ALU_OP1, ALU_OP2, ALU_OPRN, MEM_ADDR, MEM_READ, MEM_WRITE, RF_DATA_R1, RF_DATA_R2, ALU_RESULT, ZERO, CLK, RST)

// output signals// Outputs for it is registered file

output <`DATA_INDEX_LIMIT:0> RF_DATA_W;output <`ADDRESS_INDEX_LIMIT:0> RF_ADDR_W, RF_ADDR_R1, RF_ADDR_R2;output RF_READ, RF_WRITE;

// Outputs because that ALUoutput <`DATA_INDEX_LIMIT:0> ALU_OP1, ALU_OP2;output <`ALU_OPRN_INDEX_LIMIT:0> ALU_OPRN;

// Outputs because that memoryoutput <`ADDRESS_INDEX_LIMIT:0> MEM_ADDR;output MEM_READ, MEM_WRITE;

// intake signalsinput <`DATA_INDEX_LIMIT:0> RF_DATA_R1, RF_DATA_R2, ALU_RESULT;input ZERO, CLK, RST;

// Inout signalinout <`DATA_INDEX_LIMIT:0> MEM_DATA;

// State netswire <2:0> proc_state;

//holds program counter value, shop the present instruction, stack pointer register

reg MEM_READ, MEM_WRITE;reg MEM_ADDR;reg ALU_OP1, ALU_OP2;reg ALU_OPRN;reg RF_ADDR_W, RF_ADDR_R1, RF_ADDR_R2;reg RF_DATA_W;reg <1:0> state, next_state;

PROC_SM state_machine(.STATE(proc_state),.CLK(CLK),.RST(RST));

always
(posedge RST)beginstate = `PROC_FETCH;next_state = `PROC_FETCH;endalways
%6dns -> <0X%08h> “, $time, inst);case(opcode) // R-Type6’h00 : begincase(funct)

6’h20: $write(“add r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h22: $write(“sub r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h2c: $write(“mul r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h24: $write(“and r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h25: $write(“or r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h27: $write(“nor r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h2a: $write(“slt r<%02d>, r<%02d>, r<%02d>;”, rs, rt, rd);6’h00: $write(“sll r<%02d>, %2d, r<%02d>;”, rs, shamt, rd);6’h02: $write(“srl r<%02d>, 0X%02h, r<%02d>;”, rs, shamt, rd);6’h08: $write(“jr r<%02d>;”, rs);default: $write(“”);endcaseend

// I-type

6’h08 : $write(“addi r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h1d : $write(“muli r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h0c : $write(“andi r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h0d : $write(“ori r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h0f : $write(“lui r<%02d>, 0X%04h;”, rt, immediate);6’h0a : $write(“slti r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h04 : $write(“beq r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h05 : $write(“bne r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h23 : $write(“lw r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);6’h2b : $write(“sw r<%02d>, r<%02d>, 0X%04h;”, rs, rt, immediate);

// J-Type

6’h02 : $write(“jmp 0X%07h;”, address);6’h03 : $write(“jal 0X%07h;”, address);6’h1b : $write(“push;”);6’h1c : $write(“pop;”);default: $write(“”);endcase$write (“\n”);endendtaskend module;

FAQs

1). What is the work of a regulate unit?

The work-related of the control unit is to direct the circulation of data or instructions because that the execution through the processor that a computer. It controls, manages and also co-ordinates key memory, ALU, registers, input, and output units. It fetches the instructions and generates control signals because that the execution.

2). What is the manage memory?

Control storage is normally RAM or ROM to save the deal with and data that the regulate register.

3). What is the Wilkes control unit?

The sequential and also combinational circuits the the hardwired manage unit are changed by the Wilkes control unit. It supplies a warehouse unit to keep the order of indict of a micro-program.

4). What is a hardwired manage unit?

The hardwired control unit generates the control signals by transforming from one state to an additional state in every clock pulse without any type of physical adjust in the circuit. The generation of manage signals depends on instructions register, decoder, and interrupt signals.

See more: How To Make Purple Colour With Paint With Acrylics, How To Mix Purple Paint With Acrylics

5). What is the control memory?

The information of the control unit or data is temporarily or permanently save in the control memory.Control memory is of two types. They are Random accessibility Memory(RAM) and also Read-Only Memory(ROM).

Thus, this is all around the definition, components, design, diagram, functions, and varieties of control Unit. Below is a inquiry for you, “What is the purpose of the control attend to register?”